Western Digital Interview Question: How can we reduce the delay o... | Glassdoor.co.in

Interview Question

Physical Design Engineer Interview(Student Candidate)

How can we reduce the delay of the interconnection wire

  between two optimized combinational logic circuit?
Answer

Interview Answer

2 Answers

8

Pipelining

Anonymous on 14-Feb-2018

One or more comments have been removed.
Please see our Community Guidelines or Terms of Service for more information.

Add Answers or Comments

To comment on this, Sign In or Sign Up.