verification interview questions shared by candidates
UVM question : Assuming, UVM environment has 3 different agents having scope to their own interfaces. On driving wrong stimuli on agent1, there will be error pin asserted on interface3(monitor of agent2 sees this). soon after error-pin assertion, there should be a read transaction from agent2. How do you make sure your agent2 drives a read transaction on every wrong stimulus from agent1, which was seen on a monitor of agent2 ?
may i know what is the answer you have given to this question?
Use a analysis port to transport the error pin data back to sequencer of agent 2. Create a sequence inside the sequencer and start the sequence inside the write method implementation of the analysis imp. Make sure the sequence priority is high as compared to the default sequences run on the Agent 2 sequencer.
the sequencer of agent 2 can use its p_sequencer handle to access the error pin signal in the monitor. based on which the high priority read txn can be sent
See Interview Questions for Similar Jobs
- ASIC Design Engineer
- Senior Verification Engineer
- Software Engineer
- Design Engineer
- Hardware Engineer
- Senior Software Engineer
- Senior Design Engineer
- ASIC Engineer
- Component Design Engineer
- Senior ASIC Design Engineer