Cyient interview question

Design issues in asynchronous FIFO