Siemens interview question

How would I verify a FIFO rtl design