Apple interview question

Delayed assignment and delayed evaluation in Verilog