Green IP Core ASIC Design Verification Engineer interview questions

Two rounds of interview followed by HR discussion Coding Round System verilog, verilog and UVM coding Puzzle solving Tested knowledge on different protocols HR discussion The process took a week followed by discussion Overall nice learning experience