Wipro Rtl Design Engineer interview questions

Basic RTL codes and degital design,fsm state digram(melay and Moore state machine).setup and hold time.latch and d flip flop.synchronous vs asynchronous fifo.syncronohs reset and asynchronous reset verilog code .static timing analysis