Qualcomm Verification Design Engineer interview questions

I applied online and was invited to a one-hour interview with a panel consisting of 2–3 engineers and the hiring manager. The interview began with an introduction to the role, followed by general questions about my background and motivation for applying. It then moved on to technical questions focused on Verilog and UVM.